In this paper a harmony search algorithm has been used to determine the optimal amount and location of fault current limiters in power systems which have fault currents exceeding the permitted amount of protection equipments while using the least amount of impedance. The harmony search algorithm has been used to solve this optimization problem.
INTRODUCTION
Fault current limiters (FCL) are effective devices to overcome high fault current levels. FCLs are capable of limiting the fault current at the first peak and also limiting short circuit current at steady state without disturbing the normal operation. However in the of occurring a fault these devices increase there impedance [1] .
Utilizing fault current limiters can facilitate the connection of independent power producers (IPP) to the system. It can also increase reliability of the system. However, the impedance and installation location of fault current limiters have an important effect on the mentioned, therefore developing a method that can determine the sufficient number of FCLs, there location and impedance seems to be necessary. In radial systems the appropriate place for installing fault currant limiters can be specified simply. But in loop systems this problem is complicated and requires a suitable method to determine the location, number and impedance of FCLs considering the system specifications [2] . In the few years harmony search algorithm (HSA) has been used for global optimization. HSA is a meta-heuristic algorithm which mimics the improvisation process of music players and has been developed in the recent years [4] . In this paper an optimal FCL programming is represented by harmony search algorithm. The algorithm is implemented to the IEEE 39-bus system and the results exhibit the effectiveness of the proposed method.
FAULT CURRENT CALCULATION
The majority of faults in power systems are unsymmetrical however the three phase fault is the most intensive type of faults and is used for specifying the rating of circuit breakers. In the following the calculation of fault current at each bus and the effect of three phase faults on the currents flowing in the lines are described:
Fault current at bus
For a symmetrical fault at bus i the fault current can be obtained by (1) : 
Finally p Z is used to modify the elements of the impedance matrix by the below relation:
Hence the amount of p Z required to reduce the fault current from N i I , to F i I , can be calculated from (5):
Finally the impedance of the used fault current limiter is:
Fault current Flowing through lines
During a fault in the power system if the capacity of protection equipments are not sufficient to tolerate the fault currents it can cause damages to the equipments and also interrupt the operation of the system. Usually the analysis of fault currents is focused on there Stockholm, 10-13 June 2013 The fault current flowing from bus i to bus j caused by a fault at bus f can be calculated by the below equation: 
PROBLEM FORMULATION
In this paper the goal is to reduce the fault current at each bus and the fault current flowing in lines to a specified amount. This goal is obtained by the installation of adequate fault current limiters in the system. However the total impedance used for the fault current limiters should be minimized to reduce the financial costs. Hence the problem can be formulated as following:
Where 
HARMONY SEARCH ALGORITHM

Selecting the problem and algorithm parameters
In the first stage the problem is specified as following:
Where f(x) is the object function, g(x) is the inequality constraint and h(x) is the equality constraint function. x is the set of each decision variable. The amount of x is restricted to 
Generating harmony memory
Generating a new harmony (solution vector)
When a new control variable is going to be generated for the new solution vector according to the first rule variable ) ( 1 x is selected from the column of the control variable and from a random row in the range of from the memory matrix. The other control variables are generated in the same way. In the first stage the HMCR parameter is defined which is between 0 and 1. For the memory consideration rule a random number is generated. If this number is smaller than the HMCR parameter the control variable is selected from the memory matrix. Otherwise it is generated random in the specified range and the generation step for this control variable is terminated [4] . 
If the control variable is selected from memory matrix the second rule is implemented. In this step a random number is generated and if this number is smaller than the PAR Stockholm, 10-13 June 2013 
Changing the harmony memory
In this stage if the objective function of the new generated solution vector is better than the worst solution vector of the memory matrix the worst vector is replaced by the new generated solution vector.
Check stopping criteria
While the stopping criteria are not met the algorithm goes to step 3 and the procedure continues.
HSA FOR FCL PLACEMENT
The implementation of the proposed algorithm for the FCL placement problem includes finding the optimal value of fault current limiters and there location to restrict the fault current of buses and fault current flowing in the lines to a specified amount by using the least amount of impedance. The implementation process of HSA to the FCL placement problem is described as the following steps:
1. Generate solution vectors and place them in the HM matrix. The solution vectors consist of control variables such as the location of fault current limiters and there impedance which are in the specified range. 
RESULTS AND DISCUSSION
The proposed method is implemented to the IEEE 39 bus system [16] . This system consists of 39 buses and 46 lines. To start the optimization procedure initially fault currents have been calculated at each bus (assuming a symmetrical fault). Also the fault currents flowing through the lines caused by faults at other buses are also calculated. For this system the fault currents generated by symmetrical faults exceed the determined limit (20 p.u) for the following buses:
 Bus 31 with the fault current 21. Hence six buses exist that according to the impedance of the system exceed the determined limit of fault currents. Also in twelve cases the fault current flowing in lines is more than the specified limit. So the fault current limiters should be sized and placed to have the minimum impedance (for economical concerns) in addition of limiting the fault current to the allowed limit. The optimization problem is solved in three cases. In the first case only the fault current of the buses are reduced to the allowable limit by placing fault current limiters. In the second case the amount and location if fault current limiters are determined in the way to restrict the fault current Stockholm, 10-13 June 2013
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Paper No 0124 flowing in lines to the permitted limit. Finally in the third case the programming of fault current limiters is implemented to the system considering both type of fault currents.
For the first case the below programming has been obtained by the harmony search algorithm:  A fault current limiter with an impedance 0.0028 p.u should be placed at line 19.  A fault current limiter with an impedance 0.0117 p.u should be placed at line 1.  A fault current limiter with an impedance 0.0031 p.u should be placed at line 45.  A fault current limiter with an impedance 0.0279 p.u should be placed at line 46. It is observed that in the case the total impedance that should be installed in the system is 0.0455 p.u. Also it should be noticed that for the optimization problem it was defined to use four fault current limiters. In the case of using three fault current limiters the results are:
 A fault current limiter with an impedance 0.023 p.u should be placed at line 19.  A fault current limiter with an impedance 0.0381 p.u should be placed at line 12.  A fault current limiter with an impedance 0.1 p.u should be placed at line 46. It is observable that in this case the total impedance used for the system is 0.1404 p.u. specifying the number of fault current limiters used for the system depends on the costs on installation, operation and other economical aspects that unfortunately are not available and therefore determining the number of fault current limiters is not possible. It should be mentioned that it is not possible to reduce the fault current at buses to below the determined limits by using only two fault current limiters( considering the defined range for there impedance). In the second case the fault current limiters are used to restrict the fault current flowing in the lines to a acceptable level. The following results are acquired after solving the optimization problem by harmony search algorithm:
 A fault current limiter with an impedance 0.0083 p.u should be placed at line 46.  A fault current limiter with an impedance 0.0095 p.u should be placed at line 3.  A fault current limiter with an impedance 0.00423 p.u should be placed at line 46.  A fault current limiter with an impedance 0.095 p.u should be placed at line 11.  A fault current limiter with an impedance 0.0043 p.u should be placed at line 1. In this case the total impedance that should be installed in the system is 0.1213 p.u. The optimization problem was defined to use four fault current limiters. In the case of using three fault current limiters the results are:
 A fault current limiter with an impedance 0.065 p.u should be placed at line 3.  A fault current limiter with an impedance 0.0941 p.u should be placed at line 46.  A fault current limiter with an impedance 0.076 p.u should be placed at line 1. Also in this case using two fault current limiters is not adequate for restricting the fault current. In the last case both type of fault currents are restricted. For this case at least four fault current limiters should be used to decrease the fault current at each bus to under 20 p.u and the fault current flowing in lines to under 2 p.u. The results attained for this case is:
 A fault current limiter with an impedance 0.0105 p.u should be placed at line 19.  A fault current limiter with an impedance 0.4194 p.u should be placed at line 1.  A fault current limiter with an impedance 0.020 p.u should be placed at line 41.  A fault current limiter with an impedance 0.0034 p.u should be placed at line 30.
CONCLUSION
In this paper an FCL sizing and placement scheme is presented. The fault current limiters are placed with the goal to restrict the fault currents at buses and the fault currents flowing through lines caused by faults at other buses. In this paper to the optimization problem is defined in order to minimize the used impedance while satisfying the defined constraints. The proposed method is implemented to the 39 bus IEEE system and harmony search algorithm is used to solve the optimization problem. The results show that the fault currents are suppressed to the admissible levels using the least impedance.
